: The beam test for the SiW-ECAL technological prototype was conducted using electron beam in June-July 2019 at DESY test beam facility in Hamburg, Germany. In the beam test, there were two main programs: MIP program (without tungsten) and shower program (with tungsten). The purposes of the MIP program are energy calibration, pedestal uniformity/stability assessment, TDC operation test, and retrigger verification. On the other hand, the shower program aims to evaluate energy resolution through beam energy measurement. In addition, several operation tests with FEV13 were also conducted such as individual threshold control and auto gain mode. This article presents the performance of the technological prototype of SiW-ECAL, mainly focusing on the version of FEV13-Jp.
Introduction
The next generation Higgs Factory, such as the International Linear Collider (ILC) project [1] , can be a powerful approach to new physics based on Higgs precision measurements. The International Large Detector (ILD) [2] which is one of the detector concept for the ILC is designed to be optimized for the Particle Flow Algorithm (PFA) [3] to enable the most sensitive measurement of Higgs. The PFA is expected to improve basic particle level reconstruction and jet energy resolution by particle identification and measuring momentum of charged tracks and energy of neutral clusters separately. To realize good separation of hadronic decays from W and Z, the PFA requires a high granularity calorimeter system, specifically cell size of around 5 × 5 mm 2 for electromagnetic calorimeter (ECAL) and 30 × 30 mm 2 for hadronic calorimeter (HCAL).
The ILD ECAL is designed as a sampling type calorimeter consisting of 30 layers of sensors and tungsten absorbers with 24 radiation lengths. There are two types of sensor option, one is silicon pixel sensor and the other is scintillator with photo sensor. We are researching and developing the silicon-tungsten (SiW) ECAL within the framework of CALICE collaboration, which aims to develop highly granular calorimeters to be operated at future colliders.
This document reports on the performance of the technological prototype of SiW-ECAL, mainly focusing on the version of FEV13-Jp, in electron beam test carried out at DESY in June -July 2019.
Development status of SiW-ECAL: Technological prototype
The first prototype of SiW-ECAL was the so-called "Physics prototype" [4] which proved the concept of particle flow calorimetry with several beam tests in 2005-2011. Whereas the physics prototype was not optimized with respect to readout system and power consumption etc., the next generation prototype called "Technological prototype" has been developed since 2011 to establish the whole system of real ILD ECAL. There are several technical challenges, such as: Embedded electronics with dedicated ASICs in 1-3 mm thick electronics layers, Smaller cell size of around 5 × 5 mm 2 (10 × 10 mm 2 in the physics prototype), Power pulsing operation synchronized with the ILC bunch structure, Buffering up to 15 event frames in single bunch with self-triggering capability, and Multiple ASICs connected on the bus structure.
The technological prototype of SiW-ECAL principally consists of Active Sensor Unit (ASU) and control/readout interface. The ASU is a set of silicon sensors, printed circuit board (PCB) and application specific integrated circuits (ASICs) and its size is 18 × 18 cm 2 . A silicon wafer has 16 × 16 = 256 sensors which pixel size is 5.5 × 5.5 mm 2 . The size of wafer is 9 × 9 cm 2 therefore 4 wafers are mounted on the single ASU and the ASU has totally 1024 channels. There are several options of silicon thickness: 320, 500, 650 µm. The dedicated ASIC is designed for SiW-ECAL and developed by Omega group in France, called SKIROC (Silicon Kalorimeter ReadOut Chip) [5] which can handle 64 channels. It has self-triggering capability, dual gain slow shapers for charge measurement, 15 analog memories made of switched capacitor array (SCA), 12-bit Wilkinson ADC and 12 bit counter for tagging bunch crossing ID (BCID) of each event in a ILC train. BCID is used for coarse timing measurement which resolution is 0.2 µs. In addition, SKIROC has TDC capability with fine timing resolution of a few ns. Although only two of high/low gain or TDC output can be read at once, SKIROC has a function to select a suitable gain of charge output automatically. Please refer to [5] for details about SKIROC. Figure 1 shows the current prototype we are developing called âĂĲFEV13-JpâĂİ. It is equipped with four silicon wafers which thickness is 320 or 650 µm and 16 ASICs packaged in BGA. It also has a kapton film to apply bias voltage (150-180 V) to sensors, cooling and electric shielding made of carbon fiber sheet, detector interface (DIF) to send data to the DAQ system, adaptor board called SMB between the DIF and the ASU providing support for voltage supplies, and a big capacitance for power pulsing. Alternative Chip-On-Board (COB) implementation of the ASICs and new control/readout interface called SL-Board (SLB) is also being studied by LLR and LAL. The current version of SKIROC is 2A [6] , which expands the range of individual threshold adjustment for each channel, improves the signal-over-noise (S/N) ratio for both of triggers and ADCs, and also TDC resolutions. 
Electron Beam Test at DESY
Beam test for SiW-ECAL technological prototype was carried out using 1-5 GeV electron beam at DESY test beam facility (TB24) in June-July 2019. All the slabs tested during this beam time are summarized in Tab. 1. Figure 2 shows schematics of the beam test setup. The interval between slabs is 30 mm and we can install/remove tungsten layer. There are principally three objectives of this beam test: comparison of ASU based on BGA (FEV) and based on COB, test of SLB, and validation of FEV13-Jp which is the target of this document. The physics program of the beam test can be summarized in the following points:
• Commissioning and calibration using 3 GeV electrons acting as minimum ionizing particle (MIPs) without absorber layer • Measurement of response from EM shower with tungsten absorber with 1-5 GeV electrons.
Performance of FEV13-Jp

Trigger adjustment
The commissioning of the slabs were performed for trigger adjustment before the beam test. The threshold of the internal trigger for each ASIC can be optimized by scanning of trigger threshold with measuring the noise rate of all the channels. In this beam time, we did not use the individual adjustment of threshold by 4-bit DAC and masked the significantly noisy channels. As a result, we decided the trigger threshold of 240 DAC for all the ASICs and masked at most one or two channels in one ASIC.
We also performed threshold scan with test injection for detailed evaluation of trigger performance after the beam time at laboratory in Kyushu University. The injected charge of 4.2 fC is equivalent to response by 1 MIP for 320 µm Si. Figure 3 shows one of the trigger efficiency plots corresponding to each threshold called S-curve. From these plots, we can estimate S/N ratio for the trigger defined as:
where µ and σ are the parameters of complementary error function which is used to fit S-curves. The results are summarized in Tab. 2. 8.0 ± 0.8 8.1 ± 0.9 S/N trig 9.0 ± 1.1
Pedestal study
Pedestal is the baseline of the charge output on the untriggered channel. The uniformity and stability of the pedestals are essential for energy measurement. After the removal of fake events1, we performed the fit of pedestal distribution with Gaussian for all the channels and memory cells. The mean of pedestal is used for pedestal subtraction and width is for evaluation of S/N ratio for charge measurement. We monitored pedestal mean value through the beam time and there were no significant fluctuation. We also confirmed that pedestal width was around 3.5 which value is almost consistent with the previous tests. However, we found that the pedestal of charge output in the TDC readout mode became noisier than only charge measurement mode. The research for this behavior will be a higher priority task.
MIP calibration
For energy calibration of all the channels, we performed MIP run in which the 3 GeV electron beam was irradiated perpendicular to the slab plane. After pedestal subtraction from charge output distributions, the ADC output value has linearity against the input charge. The triggered spectrum of 1The fake event sometimes occur in which almost all the channel in certain ASIC are triggered in consecutive BCIDs and the pedestal may shift. MIP is fitted by Laudau function convoluted by a Gaussian. We can obtain the Most Probable Value (MPV) from the parameter of fit function and finally calculate S/N ratio for the charge measurement defined as:
Typical values of MPV, pedestal width and S/N ratio for charge are summarized for all the FEV13-Jp in Tab. 3. In addition, Figure 4 shows MPV distribution for all the channels. Chip 0, 10-15 have enough statistics of MIP events to fit its spectrum with high accuracy. However, chip 0 of slab P1 and P3 and chip 0-3 of slab K1 behave differently than others therefore they may have some problems in their ASICs or conductivity between PCB and silicon wafer.
EM shower analysis
The track is reconstructed by coincidence of BCIDs within ±1 between slabs. After track reconstruction and energy calibration by MIP, we can finally measure the energy deposited by EM shower. In the shower program, we installed tungsten layer as Fig.2 where the total radiation length is 6.0. As a first approach, the energy deposit in each channel is compared between FEV13-Jp slabs. In addition, we compared them with simulated results using DDSim [7] software. This part is preliminary, therefore more detailed studies are in progress.
TDC operation test
Before the beam time, TDC calibration was performed in laboratory at Kyushu University. In order to scan the injection timing, a test pulse synchronized with the bunch clock was injected while shifting the phase. As results, we obtained TDC output curve corresponding to injection timing and TDC calibration factors of 0.127 ns/TDC for up slope and 0.066 ns/TDC for down. We also found that the phase is not match between TDC ramp and bunch clock, in addition, the TDC up slope may be saturated. Further study should be done.
The TDC operation test was performed for the first time in the beam test. In the MIP run (without absorber), TDC correlation between slabs were observed. We also have to correct TDC time walk which depends on charge output. In addition, as mentioned in Sec. 4.2, pedestal problems were found during the TDC operation. The further analysis is in progress.
